Analog Circuit Design Engineer Resume

Posted on: 2008-09-12

LOG IN OR REGISTER TO CONTACT ME

This button will open the login/register page in a new tab. After logging in, come back to this page and refresh your browser.

Resume:

Balasubramanian Sivakumar
Member, The Analog VLSI Lab,
The Ohio State University, Columbus
IEEE Student member,
Communications, Circuits and Systems Societies
E-mail: Phone:
Residence: D, Worthington Ave, Columbus, Ohio-, USA Web page : bala.co.nr
Goal- To be a part of a team of highly motivated designers in a company that provides excellent learning opportunities and in turn
satisfy the thirst for knowledge.
Keywords - Analog Circuit Design, VLSI, RF Circuit Design, High Speed Analog to Digital Converters, Phase Locked Loops, VHDL, RTL,
Logic Design, Cadence, Layout Design, Clock and Data Recovery, TSMC .um, DNA Classification, bio-technology, image processing..
MASTER OF SCIENCE (M.S.) Aug’ – Dec’ (Expected)
• Majoring in Analog VLSI. Pursuing M.S. at The Analog VLSI Lab, The Department of Electrical and Computer
Engineering, The Ohio State University, Columbus, Ohio, USA. CGPA: . / (Up to quarters; Joined OSU in Fall
). TOEFL CBT Score: / GRE Score: / (Verbal: /, Quantitative: /, Essay: ./)
SPEAK test: /
BACHELOR OF ENGINEERING (B.E.) July’ – May’
• B.E. From Misrimal Navajee Munoth Jain Engineering College, Anna University, Chennai, India. Rank in the
Department of ECE: th out of students.
COMPUTER SKILLS
Skills/Tools
• Cadence (Virtuoso, Spectre, Analog Design Environment and Virtuoso Layout Editor), TopSpice
• Advanced Design Systems (ADS) from Agilent for RF Circuit Design.
• Matlab versions , ., , ., ., .
• FPGA system design using Altera Quartus, AHDL, VHDL, Modelsim; RTL and gate level design.
• Technologies worked on: .um CMOS from TSMC, .um CMOS from TSMC and .um CMOS from NCSU.
• C, HTML.
Operating Systems
• Microsoft Windows (., , , ME, XP, Vista)
• Macintosh OSX (basic knowledge)
• Linux (Ubuntu, Red Hat)
RELEVANT COURSE WORK
Fall’ Sep’ – Dec’
• Introduction to Analog Integrated Circuits, Introduction to Digital Signal Processing, Microwave Circuits
Winter’ Jan’ – Mar’
• Low Power Mixed Signal VLSI Design, Microwave Transistor Amplifiers and Oscillators, Digital Logic Lab
Spring’ Apr’ – June’
• Introduction to RF Integrated Circuits, Digital and Mixed Signal VLSI Design, Analog VLSI Design, Seminar on Bio
Medical Imaging.
Fall’ Sep’ – Dec’
• Advanced Computer Design.
• Thesis: A -bit, Gsps Sub-ranging Flash ADC in .um CMOS with digitally controlled speed and power.
RESEARCH
Research Interests Aug’ - Dec’
High Speed Analog to Digital Converters, Phase Locked Loops, Bio-Technology, Image Processing. Member of the
research group of The Analog VLSI Laboratory founded and directed by Professor Mohammed Ismail.
CURRENT AREAS OF WORK
Mar’ – Dec’
Flash Analog to Digital Converter:
• Developed a High Speed CMOS subranging Flash ADC for UWB applications. stage sub ranging bits . Gsps Flash
consuming mW with digital speed and power setting.
Jun’ – Sep’
Phase Locked Loops:
• Developed and optimized the phase locked loop for a clock and data recovery circuit working at Gbps and a clocking
frequency of GHz in a .um CMOS technology for a Clock and Data Recovery System.
IEEE RECOGNISED PUBLICATIONS
• Balasubramanian Sivakumar, Athreya Vydhyanathan, Mohammed Ismail, (), “A . Gsps -bit Stage Pipelined
Flash Analog to Digital Converter for UWB Applications Targeting stage Time Interleaving Architecture”, MNRC
, Ottawa, Canada, October -, . [Also selected at WASET , Venice, Italy; ICACTE , Pukhet,
Thailand].
• Balasubramanian Sivakumar, Shankar Thirunakarasu, (), “Current Pumping and Voltage Pulling, an Application to
a . Gsps Flash ADC”, published at ICACTE , Pukhet, Thailand, December -, . [Also selected at
WASET , Venice, Italy].
• Balasubramanian Sivakumar, Bharath Anand, Winston Paul, (), “Development of Protocol for Multi-User Wireless
CDMA Computer Network with Variable Data Rate and Dynamic Code Length Allocation in Ad-Hoc Mode”, ICCIMA,
Sivakasi, India, Dec -, .
• Balasubramanian Sivakumar, (), “Image Encryption Using Infinte Series Convergence”, The International
Conference on Systems Engineering, (ICSENG’), University of Nevada, Las Vegas, USA, Aug.-, .
PROJECTS COMPLTED
• Developed a . GSPS, bit pipelined flash ADC aimed at time interleaved architecture having eight levels of
interleaving, developed layout, performed corner and Monte Carlo simulations.
• Constructed a Narrow Band Filter at . GHz, with a bandwidth of MHz, for an . filter.
• Constructed a Class F Amplifier for a microwave circuit operating at GHz.
• Developed the protocol, software(in Matlab) and simulated the hardware(in VHDL) for a wireless computer network
working with symbol synchronous CDMA technology in Ad Hoc mode with dynamic code and code length allocation
for variable data rates for my final year project in under graduate.
• Constructed a low power, medium range FM signal and speech transmitter for the rd semester mini project in under
graduate.
PREVIOUS WORK
• Image processing in medical imaging, to detect fractures, tumors etc. Image encryption through scrambling using an
infinite series and its convergence value as an encipher algorithm which was developed. This algorithm produces zero
error decryption. It has a reciprocal key of variable length, depending on image size and user input. It is usually around
bits, i.e. an bit key.
• Data compression using polynomial, Gaussian, Bessel function approximations of data and positions. These processes
are only very good approximations but not accurate. This method promises to provide a compression ratio such that it
requires only around coefficients in the place of data lengths much larger than .*^.
POSITIONS HELD
• Author for the Matlab tutorial for Electronz, the ECE department News Letter in MNMJEC.
• Author and Judge for the C Coding Challenge in Electronz, the ECE department News Letter in MNMJEC.
• Received an invitation to join the International High IQ Society, after securing an IQ Score of .
• Editor for Electronz, the ECE department News Letter in MNMJEC.
• Organizer for the LAN games for the ECE department symposium in MNMJEC.
• Member of IEEE, member of Circuits and Systems and Communications societies.
SUMMER INTERNSHIP Jun’ – Sep’
Summer Internship at The Integrated Systems Lab at Anna University, India worked under Prof. P.V.Ramakrishna.
Worked on optimization of PLLs, Matlab modeling of filters, matching networks for Low Noise Amplifiers and bio-technology.
References: Prof. Mohammed Ismail.